CLIPPEDIMAGE= JP401036036A

PAT-NO: JP401036036A

DOCUMENT-IDENTIFIER: JP 01036036 A

TITLE: DETECTION OF DEFECTIVE MOUNTING OF CHIP COMPONENT

PUBN-DATE: February 7, 1989

INVENTOR-INFORMATION:

NAME

YASUI, TAKAYUKI

ASSIGNEE-INFORMATION:

NAME COUNTRY NEC CORP N/A

APPL-NO: JP62190112

APPL-DATE: July 31, 1987

INT-CL (IPC): H01L021/52; H01L021/68

US-CL-CURRENT: 438/17

ABSTRACT:

PURPOSE: To easily and surely detect defective mounting of a chip component

such as omission, displacement, detachment or the like by a method wherein an

adhesive mixed with a fluorescent agant is coated on a part to mount the chip

component and the existence of fluorescence is observed in a darkroom.

CONSTITUTION: A recessed part 5 to house a substrate 1 is made on an upper face

of a darkroom 4. An adhesive 2 is coated on a part to mount a chip component 3

on the substrate 1. The chip component 3 is pressed onto the part to mount the

component and coated with the adhesive 2. The substrate 1 where the chip

component 3 is mounted is housed in the recessed part 5 of the darkroom 4 and

is observed visually from an upper part of the recessed part 5. During this

process, if the chip component 3 is mounted on the prescribed part, the chip

component 3 covers the adhesive 2 and the fluorescence of the adhesive 2 is

shut off and cannot be confirmed visually; it is detected that no defective

12/18/2001, EAST Version: 1.02.0008

mounting exists. To the contrary, if the chip component 3 is detached as indicated by B, the adhesive 2 is exposed on the surface of the substrate 1, its fluorescence can be confirmed visually, and the defective mounting can be detected.

COPYRIGHT: (C) 1989, JPO& Japio

① 特許出願公開

⑩ 公開特許公報(A) 昭64-36036

@Int_Cl_1

غ د پورت چ د

證別記号

庁内整理番号

❸公開 昭和64年(1989)2月7日

H 01 L 21/52 21/68 Z-8728-5F G-7454-5F

審査請求 未請求 発明の数 1 (全3頁)

39発明の名称

チップ部品の搭載不良検出方法

②特 願 昭62-190112

纽出 願 昭62(1987)7月31日

 孝 行

東京都港区芝5丁目33番1号 日本電気株式会社内

東京都港区芝5丁目33番1号

①出 願 人 日本電気株式会社

②代 理 人 弁理士 渡辺 喜平

明 細 28

1. 危明の名称

チップ部品の搭載不良検出方法

2. 特許請求の範囲

チップ部品を搭載したチップ部品の搭載部位に 消光剤を混入した接着剤が整布された基板を、時 室に収納して強光の有無を観察することを特徴と するチップ部品の搭載不良検出方法。

3. 発明の詳細な説明

[産業上の利用分野]

水苑明は、チップ部品を落板に搭破する際、 チップ部品の搭載もれ、ずれ、脱落等の搭載不良 を検出する方法に関する。

〔従来の技術〕

従来、この種のチップ部品の搭載不良を検出する方法は、指板に搭載するチップ部品のパターン に応じたマスクを用いて行なっていた。すなわ ち、第2例に示すように、チップ部品3が搭載さ れた 造板 1 に、 チップ 部品 3 の 造板 1 への 格 統部 位に 対応する 部位に 検出孔 6 が 弾 設されたマスク 7 を被せ、このマスク 7 を介して 造板 1 を目視に より 観察して 検出していた。

例えば、図においてチップ部品3の搭機部位A にチップ部品が脱落して搭載されていないとする と、対応する検出孔6を介してチップ部品3を確 認することができず、搭載部位Aにチップ部品3 の搭砥不良が発生したことを検出できる。

[解決すべき問題点]

上述した従来のチップ部品の搭載不良検出力法は、各基板1のチップ部品3の搭載パターン毎にマスクを作製しなければならず、経済的でないという問題点があった。また、マスク7の位置合せを正確に行なわなければならず、検出作変が而倒であるという問題点があった。

本発明は上記の問題点にかんがみてなされたもので、蛍光剤を混入した接着剤でチップ部品を落板に接着した後、この拡板を暗弦に収納して収欠

特開昭64-36036(2)

し蛍光の有無を確認することにより、簡単かつ安 価なチップ部品の搭載不良検出方法の提供を目的 とする。

[問題点の解決手段]

上記目的を連成するため木発明のチップ部品の 搭載不良検出方法は、チップ部品を搭載したチップ部品の搭載部位に強光剤を混入した接着剤が塗 布された基板を、暗室に収納して蛍光の有無を観 祭する方法としてある。

[実施例]

* (*** >)

次に、本発明の一実施例について第1回を参照して説明する。

第1 図は本発明の一実施例に用いる装置の斜視 図である。この図において、1 は基板で、この基 板1には、基板1 表面に塗布され、かつ角光角が 混入された接着解2を介してチップ部品3 が搭破 されている。4 は暗塞で、この暗室4 の上面に は、基板1を収納するための凹部5 が穿設されている。

なお、 歯光量の観察は、 センサ等を用いて自動 的に行なうことも可能である。

[発明の効果] :

以上設明したように本発明は、金光剤を超入した接着剤をチップ部品搭載部位に塗布し、暗室で並光の有無を観察することにより、容易かつ確実にチップ部品のもれ、ずれ、脱落等の搭載不良を検出でき、しかも、安価であるという効果がある。

4. 図面の簡単な説明


第1図は本発明の一実施例に用いる装置の斜視図、第2図は従来例に用いる装置の斜視図を示す。

1・・・基板
 2・・・接着例
 3・・・チップ部品
 4・・・・・・・・

代理人 弁理士 跛 辺 喜 平

以上のような装置において、チップ部局3の格 税不良を検出するには、まず、基板1のチップ部 品3の格様部位に接着剤2を禁和する。次に、こ の接着剤2が整布された格板部位にチップ部品3 を打ち込む。そして、チップ部品3が搭板された 基板1を、暗室4の凹部5に収納し、凹部5上方 か6月複銀数する。

このとき、チップ部品3が所定の搭板部位に搭 被されていると、チップ部品3が接着剤2を被い 接着剤2の強光は遮ぎられ、目視により確認され ず搭板不良が無いことが分かる。これに対し、た とえば図中B部のようにチップ部品3が脱落してない いると、接着剤2は基板1を面に指数が限度が り、その強光は目視により確認され搭数不良が終め 出される。また、チップ部品3が所定の搭載部位 からずれているときは、接着剤2が部分的部品3が 所定の搭載部位よりずれて搭載されていることが 検出できる。



STIC Translation Branch Request Form for Translation Phone: 308-0881 Crystal Plaza ¼, Room 2C15 http://ptoweb/patents/stic/stic-transhome.htm

SPE Signature Required for RUSH

PTO 2003-2401

Information in shaded areas is			S.T.I.C. Translations Branch
Fill out a separate Request For		· c	5.1.1.C. Hansiations Diamon
U. S. Serial No.:	763921		20 0 1/05
Requester's Name:	Eugene Le	<u> </u>	Phone No.: 3° 5 56 9 5
Office Location:			2815
Is this for the Board of Pa	F 34 1 4 9	no	
Date of Request:	3 Y V 3	to the second of the second	,把这一个人的发展的,并是满满的强烈。————————————————————————————————————
Date Needed By: (Please indicate a specific date)	7/1/02		<u> </u>
Document Identification (
Note: If submitting a request for <u>patent</u> tr If requesting a <u>non-patent</u> translation, plea	anslation, it is not necessary to atta ase attach a complete, legible copy	ach a copy of the document wit of the document to be translate	th the request. ed to this form and submit it at your EIC or a
STIC Library.		64-36034	·
1. Patent	Document No.	010360	36
	Country Code	- J PO	Translations Branch
	Publication Date	- Co 71	The world of foreign prior art to you
•-	Language	<u>hoponese</u>	Translations
∞ Ko. of Pages	Gilled b	y STIC)	
2. C S Article	Ath.o.u		
Z. Article	Author Language		Poreign
	Country		Equivalent Patents Searching
	Country	<u> </u>	
2.013 HANSLATIONS OF THE COLOR NO. SHOULD SH	Type of Document		omits Friend
93 F 10	Country		
20 T US	Language		
•	,		
To assist us in m	oviding the most cost eff	fective service, please	answer these questions:
> Will you accept an Eng			1
Translator will call you to set	up a mutually convenient time)	(Yes/No)	g a complete written translation?
Would you like a Huma	an Assisted Machine trans	lation? <u> </u>	
Human Assisted Machine t Average 5-day tumaround	ranslations provided by Derwe	nt/Schreiber is the default i	for Japanese Patents 1993 onwards with an
			t a translation of whole patents
KKI	ESC. 3. 24. 03	, ,	(i.e dams spec, etc
STIC USE ONLY			
Copy/Search		Translation	1 1/ 03
Processor: Date assigned:		Date logged in: PTO estimated words:	1/1/3
		Number of pages:	4
Equivalent found: (Yes/No)		In-House Translation A	:
Doc. No.:		In-House: Translator:	Contractor: Name:
Country:		Assigned:	Priority:
·		Returned: 3-2/	<u>/</u> -∅ } Sent:
			Returned:
			Control of the Contro





PTO: 2003-2401

Japanese Published Unexamined Patent Application (A) No. 64-036036, published February 7, 1989; Application Filing No. 62-190112, filed July 31, 1987; Inventor(s): Takayuki Yasui; Assignee: Nippon Electric Corporation; Japanese Title: Defective Chip-Mounting Detection Method

DEFECTIVE CHIP-MOUNTING DETECTION METHOD

CLAIM(S)

A detection method for defective chip-mounting characterized in that a substrate, which is mounted with a chip and whose chip-mounting location is coated with an adhesive containing a fluorescent agent, is accommodated in a dark room to observe the presence or absence of the fluorescent light.

DETAILED DESCRIPTION OF THE INVENTION

(Field of Industrial Application)

The present invention pertains to a detection method for defective chip-mounting on a substrate, such as failure to mount, displacement, falling of chips.

(Prior Art)

The prior art detection method for defective chip-mounting used a mask corresponding to a pattern of chip to be mounted on a substrate. As shown in Fig. 2, mask 7, in which is made detection hole 6 at the location corresponding to the chip-mounting location of the substrate 1, is put on the substrate 1 on which chip 3 is mounted, and via this mask 7, the substrate 1 is detected by visual observation.

For example, in the figure, if a chip falls and is not mounted at the location A where the chip 3 should be mounted, the presence of chip 3 cannot be confirmed via the corresponding detection hole 6, by which can be detected that defective mounting of chip 3 has occurred to the mounting location A.

(Problems of the Prior Art to Be Addressed)

With the prior art defective chip-mounting detection method, a mask needs to be made per each pattern of the chip 3 on each substrate 1, which is not economical. Also, the mask needs to be positioned accurately, which makes the detection operation tedious.

The present invention, to solve the aforementioned problems, attempts to present a simple and inexpensive defective chip-mounting detection method by bonding a chip to a substrate with an adhesive mixed with a fluorescent agent, accommodating said substrate in a dark room, and by confirming the presence or absence of the fluorescent light.

(Means to Solve the Problems)

To accomplish the aforementioned objective, a detection method of defective chip-mounting uses a method, wherein a substrate, on which is mounted a chip, and whose chip-mounting location is coated with an adhesive containing a fluorescent agent, is accommodated in a dark room to observe the presence or absence of the fluorescent light.

(Embodiment)

(As

Fig. 1 shows one embodiment example of the present invention.

Fig. 1 shows an oblique view of the device used for the embodiment example of the present invention. In the figure, 1 indicates the substrate, on which is mounted chip 3 via adhesive 2 which contains a fluorescent agent and which is coated on the surface of the substrate. In the figure, 4 indicates the dark room, on top of which is made cavity 5 for accommodating the substrate 1.

To detect the defective mounting of a chip 3 by using the device thus structured, adhesive 2 is coated on the chip-mounting location of the substrate 1. Subsequently, the chip 3 is pressed against the mounting location where the adhesive 2 is coated. Then, the substrate 1 mounted with chip 3 is accommodated in the cavity 5 of the dark room 4 and is visually observed from above the cavity 5.

At this time, if the chip 3 is mounted at the prescribed mounting location, the chip 3 will cover the adhesive 2 and the fluorescent light is blocked, therefore, cannot be visually confirmed, which proves that the defective chip-mounting has not occurred. By contrast, if the chip 3 has fallen, as shown by B in the figure, the adhesive 2 is exposed on the surface of the substrate 1, so the fluorescent light is visually confirmed, which proves that defective mounting of a chip has occurred. When the chip is displaced from the prescribed location, the adhesive 2 is partially exposed on the surface of the substrate, so the amount of the fluorescent light indicates that the chip 3 is displaced from the prescribed mounting location.

In addition, the amount of the fluorescent light can be automatically observed by using a sensor.

(Advantage)

As explained above, in the present invention, by coating an adhesive containing a fluorescent agent on the chip-mounting location and by observing the presence or absence of the fluorescent light in the dark room, defective chip-mounting, such as a failure to mount a chip, its displacement of a chip, falling of a chip, can be detected by easily and surely. In addition, the method of the present invention comes with an advantage of low cost.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows an oblique view of the device used for one embodiment example of the present invention. Fig. 2 shows an oblique view of the device used for the prior art example.

- 1. substrate
- 2. adhesive
- 3. chip
- 3. dark room

Translations
U.S. patent and Trademark Offere
3/21/03
Akiko Smith